CS4223 Assignment 2

# Introduction

**Goal**: Simulate uniprocessor cache and multiprocessor with MSI and MESI cache coherence protocols.

**Assumptions made:**

1. When C1 does a BusRdX and C2 in a M state needs to flush, C1 gets the data after 10 cycles.

# Implementation

//what the processor, cache, bus, etc. classes contain